1. Y. Cao, Y.-W. Lu, L. Chen, J. Ye, “Optimized Hardware and Software for Fast Full-chip Simulation,”P(pán)roc. SPIE 5754, 2004.
2. P. Martin, C.J. Progler, Y.-m. Ham, B. Kasprowicz, R. Gray, J.N. Wiley, et al., “Exploring New High-Speed Mask Aware RET Verification Flows,”P(pán)roc. SPIE 5853, 2005.
3. L. Chen, Y. Cao, H.-y. Liu, W. Shao, M. Feng, Jun Ye, “Predictive Focus Exposure Modeling (FEM) for Full-chip Lithography,”P(pán)roc. SPIE 6154, 2006.
4. Y. Huang, E. Tseng, B.S.-M. Lin, C.C. Yu, C.-M. Wang, H.-Y. Liu, “Full-chip Lithography Manufacturability Check for Yield Improvement,”P(pán)roc. SPIE 6156, 2006.
5. Y. Zhang, M. Feng, H.-y. Liu, “A Focus Exposure Matrix Model for Full-chip Lithography Manufacturability Check and Optical Proximity Correction,”P(pán)roc. SPIE 6283, 2006.
6. H. Feng, J. Ye, R. Fabian Pease, “Segmentation-assisted Edge Extraction Algorithms for SEM Images,” Proc. SPIE 6349, 2006.
7. J. Vasek, et al., “Using Design Intent to Qualify and Control Lithography Manufacturing,”P(pán)roc. SPIE 6156, 2006.
8. F. Foussadier, F. Sundermann, A. Vacca, J. Wiley, G. Chen, T. Takigawa, et al., “Model-based Mask Verification,” Proc. SPIE 6730, 2007.