Senior/Staff Analog Design Engineer

發(fā)布時(shí)間:2023-9-28 14:46    發(fā)布者:KT咨詢(xún)
NO.8-【獵頭職位:Chengdu/Shanghai需要多位  Senior/Staff Analog Design Engineer】聯(lián)系人:michael-yi,郵箱:hr@kthr.com,微信也可查詢(xún)職位了!打開(kāi)手機微信,搜號碼“KTHR_COM”或查找微信公眾帳號“KT人才”或掃描以下二維碼即可添加,歡迎大家關(guān)注!
Job Description:
• Work with analog and ASIC design team for new product development.
• Work closely with layout designer for layout implementation
• Verification of performance requirements using appropriate simulation and verification tools.
• Support test & product team with chip debugging, failure analysis, characterizations,
and product release efforts.
Qualification Requirements:
• BS EE or above in EE or related field, master’s degree preferred.
• 5+ years of experience on analog IC design area.
• Understanding of CMOS process technologies and device physics.
• Good design skills in basic analog blocks: LDO, OSC, BG, OPAMP, Comparator etc.
Knowledge of the design of D/A, A/D, IO interface is preferred.
• Familiar with details of product development: design method, design process, CAD tool, design for test, physical design, system application.
• Familiar with CAD tools, such as schematic capture, SPICE simulator (or equivalent transistor level circuit simulator), Virtuoso and Matlab system building.
• Good language and communication skills in English for both spoken and written.
• Highly organized and self-motivated.
• Ability to work well with teammates (locally or remotely) in a fast-paced professional environment.

本文地址:http://selenalain.com/thread-842085-1-1.html     【打印本頁(yè)】

本站部分文章為轉載或網(wǎng)友發(fā)布,目的在于傳遞和分享信息,并不代表本網(wǎng)贊同其觀(guān)點(diǎn)和對其真實(shí)性負責;文章版權歸原作者及原出處所有,如涉及作品內容、版權和其它問(wèn)題,我們將根據著(zhù)作權人的要求,第一時(shí)間更正或刪除。
您需要登錄后才可以發(fā)表評論 登錄 | 立即注冊

關(guān)于我們  -  服務(wù)條款  -  使用指南  -  站點(diǎn)地圖  -  友情鏈接  -  聯(lián)系我們
電子工程網(wǎng) © 版權所有   京ICP備16069177號 | 京公網(wǎng)安備11010502021702
快速回復 返回頂部 返回列表
午夜高清国产拍精品福利|亚洲色精品88色婷婷七月丁香|91久久精品无码一区|99久久国语露脸精品|动漫卡通亚洲综合专区48页