The Verilog Hardware Description Language (第五版)

發(fā)布時(shí)間:2012-3-16 14:16    發(fā)布者:諸葛孔明
關(guān)鍵詞: Hardware , verilog
預覽:

The Verilog language is a hardware description language that provides a means of specifying a digital system at a wide range of levels of abstraction. The language supports the early conceptual stages of design with its behavioral level of abstraction, and the later implementation stages with its structural abstractions. The language includes hierarchical constructs, allowing the designer to control a description’s complexity.

Verilog was originally designed in the winter of 1983/84 as a proprietary verification/simulation product. Later, several other proprietary analysis tools were developed around the language, including a fault simulator and a timing analyzer. More recently, Verilog has also provided the input specification for logic and behavioral synthesis tools. The Verilog language has been instrumental in providing consistency across these tools. The language was originally standardized as IEEE standard #1364-1995.It has recently been revised and standardized as IEEE standard #1364-2001. This book presents this latest revision of the language, providing material for the beginning student and advanced user of the language.

It is sometimes difficult to separate the language from the simulator tool because the dynamic aspects of the language are defined by the way the simulator works. Further, it is difficult to separate it from a synthesis tool because the semantics of the language become limited by what a synthesis tool allows in its input specification and produces as an implementation. Where possible, we have stayed away from simulatorand synthesis-specific details and concentrated on design specification. But, we have included enough information to be able to write working executable models.

下載: Kluwer - The Verilog Hardware Description Language, 5th Ed.pdf (7.71 MB)
本文地址:http://selenalain.com/thread-87376-1-1.html     【打印本頁(yè)】

本站部分文章為轉載或網(wǎng)友發(fā)布,目的在于傳遞和分享信息,并不代表本網(wǎng)贊同其觀(guān)點(diǎn)和對其真實(shí)性負責;文章版權歸原作者及原出處所有,如涉及作品內容、版權和其它問(wèn)題,我們將根據著(zhù)作權人的要求,第一時(shí)間更正或刪除。
rinllow6 發(fā)表于 2012-3-16 22:51:26
謝謝。。。。。。。。。。。。。。。。。。。。。。。。。。。。。。!
jimcmwang 發(fā)表于 2014-10-31 09:47:36
The Verilog Hardware Description Language (第五版)
yuhuikeji 發(fā)表于 2014-12-10 13:59:13
非常感謝。
星空下的屋頂 發(fā)表于 2016-5-7 12:14:42
現在好多英文版的資料啊  學(xué)習 了
友蒂德 發(fā)表于 2022-6-14 16:37:42
學(xué)習學(xué)習
您需要登錄后才可以發(fā)表評論 登錄 | 立即注冊

相關(guān)視頻

關(guān)于我們  -  服務(wù)條款  -  使用指南  -  站點(diǎn)地圖  -  友情鏈接  -  聯(lián)系我們
電子工程網(wǎng) © 版權所有   京ICP備16069177號 | 京公網(wǎng)安備11010502021702
快速回復 返回頂部 返回列表
午夜高清国产拍精品福利|亚洲色精品88色婷婷七月丁香|91久久精品无码一区|99久久国语露脸精品|动漫卡通亚洲综合专区48页